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Abstract— A fully-differential seventh-order 0.05° equiripple 
linear phase low-pass filter based on multiple loop feedback 
(MLF) leapfrog (LF) topology is presented for read/write 
channels. The filter is designed and simulated with the 
proposed fully balanced, highly linear operational 
transconductance amplifier (OTA). This OTA contains two 
complementary differential cross-coupled input pairs and a 
pair of regulated cascode output in order to achieve both low-
distortion and wide dynamic rang in high-frequency operation. 
Simulations in 0.25µm CMOS show that the cutoff frequency 
of the low pass filter without and with gain boost ranges from 
50 to 150MHz and 65 to 250MHz respectively, dynamic-range 
is over 65dB and total harmonic distortion is less than 40dB. 
The group delay ripple is less than 5% for frequencies up to 
1.5 times of the cutoff frequency, and for a 2-volt power 
supply, the maximum power consumption is 216mW. 
  
I. INTRODUCTION  
Filters are an important signal processing building block 
in mixed-signal integrated circuits (ICs). Modern computer 
and communication systems demand for high performance 
filters with attractive features. For example, high-
performance high-frequency filters are required for   
read/write channel equalization in computer hard-disk drive 
systems and intermediate-frequency (IF) filtering for 
communication systems. Continuous-time operational 
transconductance amplifier and capacitor (OTA-C) filters 
have been shown to perform well in high frequency 
applications [1]. Unlike switched-capacitor filters, OTA-C 
filters do not suffer from the switching noise problem and 
doe not need pre- or post-filtering. For these reasons OTA-C 
filters have become the preferred choice for filtering tasks in 
mixed-signal ICs. In recent years, several integrated 
continuous-time filters with high frequency range and low 
power consumption have been realized successfully and used 
for read/write channels in hard disk drive systems [2-9]. 
Most of the filters are based on the cascade structure. As is 
well known, the ladder-based topology has very low 
sensitivity, but can implement transmission zeros only on 
imaginary axis. The cascade topology can be used to realize 
a filter with arbitrary transfer functions, but sensitivity is 
higher, in particular, as filter order increases. One of the 
solutions is to use the multiple loop feedback (MLF) 
structure [1-3]. The single-ended MLF OTA-C filter based 
on the leapfrog (LF) configuration for read channel 
application has been discussed in [3]. However, in mixed-
signal SoC environment, digital switching noise signals will 
be injected into the analog circuitry through chip parasitics, 
degrading the performance of the analog circuits. To combat 
this problem, fully-differential, rather than signal-ended, 
circuitry is normally used [10].  
A fully-balanced OTA-C filter design can ensure a 
completely symmetrical layout such that parasitic injections 
will couple perfectly equally into both the signal paths and 
appear as a common-mode signal. Thus, very high common-
mode rejection ratio can be achieved and both even-order 
harmonic distortion components and effects of power supply 
noise can be reduced. In this paper we therefore present the 
design of a fully-balanced read/write channel equiripple 
linear phase OTA-C filter based on the MLF LF architecture. 
For this a new high performance fully-differential OTA is 
proposed. The designed filter has potential commercial 
application in hard disk drive systems. Its most important 
specification is the linearity on its phase response. Our 
design is targeted for a cut-off frequency of 250MHz with 
accurate linear phase and programmable gain boost.  
      The fully-differential OTA is discussed in Section II. 
The seventh-order equiripple group delay low-pass filter 
with finite real-axis zeros is presented in Section III. Filter 
simulation results are given in Section IV, and finally 
conclusions are summarized in Section V. 
II. OPERATION TRANSCONDUCTANCE AMPLIFIER 
For high-frequency operation, large tranconductances are 
needed for the implementation of filter poles. BiCMOS 
technology based filters have been reported in [5, 6] but they 
have parasitic poles and high power consumption. To fulfill 
filter requirements in CMOS technology both parasitic poles 
and power consumption must be reduced. In this paper, a 
fully-balanced OTA shown in Fig. 1 is used. 
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Fig.1 Fully-balanced OTA unit cell with two differential 
inputs and regulated cascode output stage (RGC). 
 
The OTA is based on dual cross-coupled differential 
pairs with current tracking regulated cascode output stage. 
The cross-coupled input pairs enhance the OTA 
transconductance linearity and overcome the conflict 
between tuning and common-mode input range as occurred 
in OTA based on source-coupled pairs. The regulated output 
stage increases dynamic range and output voltage swing and 
the cascode stage compensates the GBW product and 
frequency behavior. Assume that all the input transistor pairs 
M1- M4 and M1a– M4a are identical and operate in saturation 
region. Neglecting second-order effects, currents I1 and I2 are 
given by 
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where k = 0.5µCox(W/L)n is the transconductance parameter, 
and µ, Cox, W and L are the mobility, oxide capacitance per 
unit area, and channel width and length, respectively.  
The final output is taken from the drain of biasing 
transconductance elements. The current mirror output of I1 
and I2 is set by the drain voltages of transistor M12 and M19. 
The value of the mirrored current is small enough so that for 
the range of input gate voltage considered both transistors 
always operate in their triode region, thus ensuring a 
reasonably large linear range. The voltage-current 
relationship is given by 
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and similarly, 
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Note that the positive and negative output currents are 
given by 
22 Dop III −=     (6) 
11 Don III −=      (7) 
Using Equations (2)-(7) we can derive the differential 
output current of the OTA as 
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where )()( 2211 babaid VVVVV −+−=  is the differential 
input voltage, BCA VVV 2−=  where VB is the bias voltage 
and Am kVg =  is the transconductance. Equation (9) shows 
that the transconductance of the proposed OTA is linear and 
tunable by varying bias voltage. 
III. FILTER ARCHITECTURE AND SYNTHESIS 
Design of all-pole and transmission zero MLF OTA-C 
filters have been well investigated in [1, 10]. The seventh-
order fully-balanced MLF LF filter structure with input 
distribution OTA network to realize gain boost zeros is 
shown in Fig.2.        
 
Fig.2 Seventh-order low-pass MLF LF filter structure 
with gain boost zeros. 
The transfer function for the seventh-order LF filter with 
gain boost in Fig.2 can be derived using nodal equation as 
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where βj = gaj/gmj    and τj =Cj /gmj are the zero and pole 
parameters respectively. The values of time constants τj and 
gain boost coefficients βj can be determined by comparing 
the coefficients in Equation (10) with those of the desired 
transfer function in Equation (11). 
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The calculation formulas are derived as 
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The normalized characteristic of a seventh-order low-
pass filter with 3-dB gain-boost real zeros at the cut-off 
frequency is given by [3] 
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To realize the function in Equation (13) for the cut-off 
frequency of 150MHz, the fully-balanced OTA in Fig.2 are 
designed with identical transconductance gm of value of 
980µS to improve the tracking and performance of 
transconductance with respect to the tuning voltage. 
Matching Equations (11) and (13) to find Aj and Bj and using 
Equation (12), the values of capacitances from C1 to C7 for 
the seventh-order low-pass equiripple linear phase filter with 
real zeros are calculated as 
 
C1 = 2.25pF  C2 = 1.49pF   
C3 = 6.49pF  C4 = 1.07pF  (14) 
C5 = 0.93pF  C6 = 2.91pF    
C7 = 1.11pF 
gm1,2,4,5= 980µS gm3=5x980µS   
gm6,7= 4x980µS ga1=328µS  ga3=672µS. 
IV. SIMULATION RESULTS 
The proposed OTA in Fig.1 was used for simulation of 
the seventh-order linear phase filter shown in Fig.2. The 
OTA structure is very simple, therefore there is no need for 
using common-mode feedback circuitry. Due to the small 
dimensions of the transistors, parasitic node capacitances are 
subtracted from the values of Cj’s in Equation (14). The 
OTA and the filter were simulated with the TSMC 0.25µm 
CMOS process model using the following key model 
parameters, Vtno= 0.407736V, Vtpo= -0.587912V, Kn 
=121.9µA/V2 and Kp =-23.2µA/V2provided by the MOSIS. 
The total power consumption (PC) of the seventh-order low 
pass filter is only 216mW for a single 2V supply. Fig.3 
shows the tuning ranges of the cutoff frequencies without 
and with gain boost are 50-150 MHz and 65 – 250 MHz, 
respectively. 
The boosted gain has been maintained throughout the 
tuning range with the tolerance of ±0.25dB. Fig.3 also 
indicates that the magnitude response of the filter decreases 
as bias voltage VB decreases. This is due to the finite output 
conductance of the OTA.  
The filter phase response is fairly linear, as can be seen 
from Fig.4, the group delay has a very small variation up to 
about twice the cut-off frequency. The group delay ripple 
(GDR) is calculated as 4.5% by using the definition given in 
[7] and this is well within the limit of read/write channel 
filter specification. 
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Fig.3 Simulated magnitude response of the filter without and 
with gain boost. GB stands for gain boost. Curves a, a_GB, 
b, b_GB and c, c_GB correspond to tuning voltages of VB = 
50mV, 110mV and 130mV, respectively. 
 
Fig.4 Filter group delay response, the ripple is less than 
700ps up to 300 MHz. 
Simulation results of the filter have shown a total 
harmonic distortion (THD) of less than 1% for a single 
tone of 250mVpp at 10MHz. The overall filter input-
referred spectral noise density is around 9.14x10-18 V2 /Hz. 
TABLE I.  COMPARISON WITH OTHER 7TH -ORDER FILTER DESIGNS 
Parameters Specifications 
Design By [2] [8] [9] [3] This work 
Filter_Type Eq.Rip Eq.Rip  L.Phase Eq.Rip Eq.Rip 
Filter_Conf. IFLF - Cascade LF LF 
Range MHz 5 -20 0 -100 0-200 8-32 50-150 
GBR_ MHz 10-47 - - 15-100 65-250 
Fc Stability ±5% ±5% ±5% ±5% ±5% 
GDR 3-6dB <4.6% <4% ±7% ±4.5% 
NBW MHz - - 200 500 1GHz 
Input 1Vpp 450mV 500mV 500mV 250mV 
SNR - - >40dB >60dB >65dB 
THD <-46dB <-40dB <-44dB <-40dB <-40dB 
DR - - 50dB 55dB 65dB 
PC     mW  120 210 60 322 216 
P.Supply 5V - ±1.5V 5V 2V 
CMOSTech 2µ 0.25µ 0.35µ 0.25µ 0.25µ 
GBR=gain boost range; NBW=noise bandwidth 
Results from this work and some previous designs are 
summarized in Table Ι. The performances of group delay 
ripple (GDR), signal to noise ratio (SNR), total harmonic 
distortion (THD), and dynamic range (DR) of our filter are 
equal or better than all other realizations. The equalizer 
described in this work is the only MLF LF equalizer 
known so far that realizes a cut-off frequency of up to 
250MHz. This fully-balanced design has achieved 
performances all better than the single-ended design [3].  
V. CONCLUSIONS 
This paper has described a fully-balanced continuous-
time seventh-order linear phase filter as required in a hard 
disk drive read/write channel. The filter is based on a 
multiple-loop feedback leapfrog structure for lower 
sensitivities. A dual differential pair OTA with cross-
coupled input and a typically larger transconductance has 
been used. Simulation results in 2V 0.25µm CMOS show 
that group delay variation is around 4.5 %, in-band 
harmonic distortion is less than -40dB and power 
consumption of the entire filter system is 216mW. These 
results have shown that the MLF LF filter is well suitable 
for hard disk drive read/write channel applications.    
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